Ashish Mulajkar
Vc router design for power efficient network on chips
742 Views Research reports
The work presented in this paper is analysis and design of power efficient Network on Chips (NoCs). NoC architecture, routers, structure of NoC, topologies and their components has been discussed in this work. The parameters likely speed, latency, static and dynamic power is analyzed. This work found better results as compared to previous works.
Article Subject Details
Article File
Full Text PDFMore Article by ASHISH MULAJKAR
3d torus router architecture for efficient network on chip design
Network on chips are becoming an important aspect in areas of multiprocessor chip design and high performance computing. reduction in usage of excess amount of hardware in router d...
Performance analysis of various parameters of network-on-chip (noc) for different topologies
Network on a chip is a concept in which a single silicon chip is used to implement the com-munication features of large-scale to very large-scale integration systems. for high-end ...
Most Viewed Articles
Kamal Singh 
Ikboljon Odashev Mashrabjonovich Most Popular Category
- Pharmacy (232)
- Pharmacology (199)
- Education and social science (199)
- Pharmacognosy (168)
- Business management (133)
- Pharmacology and toxicology (127)
- Pharmaceutical sciences (119)
- Education and training (110)
- Medicine (110)
- Research (110)
- Health Science (92)
- Management (90)
- Biological Sciences (82)
- Human resource management (81)
- Computer Science (75)
- Computer Science Applications (69)
- Accounting and finance (63)
- Information technology (55)
- Public health (54)
- Pharmacy practice (54)